

RESEARCH FINAL REPORT INTERNATIONAL COLLABORATION
AND SCIENTIFIC PUBLICATION
FIRST YEAR



TO DESIGN THE ANALOG TO DIGITAL CONVERTER (ADC) BY USING
ASYNCHRONOUS METHOD AIMS AT PRODUCING ADC CHIP FOR
VIDEO SIGNAL CONVERSION APPLICATION

Head Researcher :

Prof. Dr. Busono Soerowirdjo(NIDN: 0301064401)

Members :

Dr. Eri Prasetyo Wibowo(NIDN : 0331036604)

Dr. Hamzah Afandi ST, MT.(NIDN: 0329047303)

Funded by the Directorate General of Higher Education, Ministry
of Education and Culture, in accordance with the Agreement
Assignment In The International Research Collaboration and
Scientific Publication

Contract No. : 204/SP2H/PL/DITLITABMAS/IV//2012

Date : April 30, 2012

GUNADARMA UNIVERSITY
NOVEMBER 2012

RATIFICATION OF FINAL REPORT

Research Title : TO DESIGN THE ANALOG TO DIGITAL CONVERTER (ADC) BY USING ASYNCHRONOUS METHOD AIMS AT PRODUCING ADC CHIP FOR VIDEO SIGNAL CONVERSION APPLICATION

1. Head Researcher

a. Name : Prof. Dr. Busono Soerowirdjo
b. Sex : Male
c. NIP / NIDN : 0301064401
d. Functional Position : Professor
e. Structural Position : Director of Doctoral Post Graduate Program

f. Expertise Areas : Microelectronic Design
g. Faculty : Doctoral Post Graduate Program
h. Institution : Gunadarma University
i. Members of researcher

No	Name and Degree	Expertise	Institution	Time Allocation (hours/weeks)
1.	Dr. Eri Prasetyo Wibowo	System on Chip Design	Universitas Gunadarma	20
2.	Dr. Hamzah Afandi., MT.	Electronics Analysis and Design	Universitas Gunadarma	20

2. Funding and Research Duration

a. Research Duration in Proposing : 3 years
b. The Total Budget proposed : Rp. 559.250.000,-
c. First year Budget Approved : Rp. 173.000.000,-

Approved by,
Coordinator of Research Institute and
Community Services

Depok, 26 November 2012
Head Researcher

(Dr. Ir. Hotniar Siringoringo, MSc)
NIDN : 0309116501

(Prof. Dr. Busono Soerowirdjo)
NIDN : 0301064401

Rector of Gunadarma University,

(Prof. Dr. E.S. Margianti SE, MM)
NIDN: 0303055403

Executive Summary

Asynchronous ADC design with N comparator method is successfully finished. This ADC is used for embedded systems that have specifications: low power consumption, high speed, high resolution, and small size. This research is to improve the performance of pipeline that has been designed by applying asynchronous clock system with the same hardware structure. To realize the design of asynchronous ADC, step is do the design and simulation using Mentor Graphics software with AMS 0.35 μm technology CMOS process.

First step, studied ADC architecture to understand the characteristics of ADC. The results of the study to the understanding by exploring the key features of each type of topological A-ADC by comparing known characteristics that is most suitable for the design of the A-ADC's. Second step, designed a circuit forming units such as Asynchronous ADC comparator unit, switch capacitor units, digital logic units, and the units of SHA. Comparator circuit as a center for converting analog signals to digital signals, switch capacitor circuit is used as a feedback signal results as well as a provider of digital reference voltage for the comparator. Digital logic circuit functions as a digital signal processing, and circuit SHA function to analog signal sampling conversion. After designed digital logic and SHA circuits, then simulation is done. Third step, merge and simulating the circuit using eight comparator circuit eight, eight switch capacitor circuits, eight digital logic circuits and a series of SHA that forming an Asynchronous 8-bit ADC.

The results of the study with a frequency of 100 MHz, the voltage set point comparator showed 1.6 V, 0.012 μV offset voltage, 2.4 ns delay time. In linear output capacitor switch, the digital logic output steady at 3.3 V and the voltage shift sampling SHA maximum of 4 mV. Asynchronous 8-bits ADC require 576 MOS transistors and 9 capacitors and power 10.62 mW.

PREFACE

First , I would like to thank my GOD who has given a good healthy , ease in performing this research, thus successfully created a report that describes the results of the design and simulation of high speed asynchronous ADC.

The present and future design of System on Chip (SOC) will always evolve and is required for the development of the electronics industry applicability is widely used in the world of information technology.

It is a matter of pride, especially for a team of researchers successfully designed Asynchronous ADC (A-ADC), which is the latest development in the design of ADC. Besides, with an international publication has been submitted to international journal (Hindawi VLSI) and accepted in an international conference of the ICNMED, Hongkong, 19-20 Dec., will have an impact for the improvement and recognition of the publication by readers and researchers abroad so that little by little will increase Indonesia international publications and at least match even overtaking of international publications Malaysia.

Hopefully these results can boast of an institution where the research team shelter, Higher Education, as a partner institution overseas research and Indonesian communities.

This research could be finished as it is supported by many parties. Therefore, we take this opportunity to say a glad thank you to:

1. Higher Education gives the opportunity to conduct research with financing provided to the researcher team.
2. Rector of Gunadarma University who always supported and facilitated the ease to the researcher team.
3. Prof. Dr. Michel Paindavoine from LEAD Laboratory of Burgundy University France that helped in terms of solution, facility for research internship and co-operation in the fabrication of A-ADC to come.
4. Staff and students, who have helped in the research processes, may get a blessing from God.

We are aware that our report is far from perfect and there is no ivory that is not cracked, the constructive criticism and suggestions are welcome.

Jakarta, 26 November 2012

Prof. Dr. Busono Soerowirdjo
Head Reseacher

Contens

RATIFICATION OF FINAL REPORT	ii
A. RESEARCH FINAL REPORTS	
EXECUTIVE SUMMARY	iii
PREFACE	iv
CONTENTS	v
LIST OF FIGURE	vi
LIST OF APPENDIX	vii
CHAPTER I INTRODUCTION	1
CHAPTER II LITERATURE REVIEW	3
2.1. ADC ARCHITECTURE	3
2.2. ASYNCHRONOUS ADC	5
2.3. ASYNCHRONOUS ADC TOPOLOGY	9
2.3.1. BINARY TREE STRUCTURE TOPOLOGY	10
2.3.2. SINGLE COMPARATOR TOPOLOGY	12
2.3.3. N COMPARATOR TOPOLOGY	13
2.3.4. INCONSISTENT DELAY PERIOD TOPOLOGY	15
2.3.5. MULTI LEVEL CROSSING TOPOLOGY	17
CHAPTER III IMPLEMENTATION ACTIVITIES	20
CHAPTER IV METHODS OF IMPLEMENTATION	21
IDENTIFIKASI ADC DESIGN	21
ASYNCHRONUS ADC DESIGN SUPPORT COMPONENTS	22
4.2.1. DINAMIC COMPARATOR DESIGN	22
4.2.2. SWITCH CAPACITOR DESIGN	26
4.2.3. DESIGN OF SAMPLE AND HOLD	29
4.2.4. DIGITAL LOGIC DESIGN	30
ASYNCHRONOUS ADC CIRCUIT DESIGN	31
ASYNCHRONOUS CIRCUIT DESIGN OF 1 BIT ADC	31
ASYNCHRONOUS CIRCUIT DESIGN OF 8 BIT ADC	32
CHAPTER V RESULTS AND DISCUSSION	34
5.1. SUPPORTING ASYNCHRONOUS ADC CIRCUIT	34
5.1.1 . DINAMIC COMPARATOR CIRCUIT	34

5.1.2. THE SWITCH CAPACITOR CIRCUIT	38
5.1.3. THE SERIES SAMPLE AND HOLD	38
5.1.4. THE SERIES OF DIGITAL LOGIC	39
5.2. ASYNCHRONOUS ADC CIRCUIT SIMULATION	40
5.2.1. ASYNCHRONOUS CIRCUIT SIMULATION 4 BIT ADC	40
5.2.2. CIRCUIT SIMULATION ASYNCHRONOUS 8 BITS ADC	42
CHAPTER VI ACTIVITIES OUTCOME	44
CHAPTER VII CONCLUSIONS	45
REFERENSI	46
APPENDIX	48

LIST OF FIGURE

FIGURE 1.1. SAMPLING SPEED VS RESOLUTION FOR SEVERAL ADC TYPES [B. S.SONG, ET AL, 2007].	1
FIGURE 1.2. MECHANISM OF CHIP DESIGN AND FABRICATION	2
FIGURE 2.1. BLOK DIAGRAM OF SAR ADC [J. BAKER, D. E. BOYCE,1998][B. S.SONG, ET AL,2007]	3
FIGURE 2.2. BLOK DIAGRAM OF SIGNAL DELTA ADC [J. BAKER, ET AL.,1998][B. S.SONG ET AL,2007]	3
FIGURE 2.3. BLOK DIAGRAM OF FLASH ADC [J. BAKER, ET AL,1998] [B. S. SONG ET AL,2007]	4
FIGURE 2.4. BLOK DIAGRAM OF PIPELINE ADC[J.BAKER, ET AL,1998] [B. S. SONG,ET AL,2007]	5
FIGURE 2.5. BLOCK DIAGRAM OF ASYNCHRONOUS ADC [SHUO WEI, ET AL,2006]	5
FIGURE 2.6. ASYNCHRONOUS PROCESSING CONCEPT	6
FIGURE 2.7. SHA INPUT CIRCUIT AND DAC [PASCAL M, NEIL JOYE,2008]	7
FIGURE 2.8. (A)DNL IDEAL, (B)DNL ERROR	8
FIGURE 2.9. INTEGRAL NON LINEAR	9
FIGURE 2.10. ASYNCHRONOUS ADC WITH BINARY SEARCH TREE	10
FIGURE 2.11. TIMING DIAGRAM BINARY SEARCH TREE ADC AND SAR ADC	11
FIGURE 2.12. NETWORK SWITCHING AS A DAC	11
FIGURE 2.13. BLOCK DIAGRAM OF SINGLE COMPARATOR A-ADC	12
FIGURE 2.14. ASYNCHRONOUS SAR ADC ARCHITECTURE N COMPARATOR	13
FIGURE 2.15. TIMING DIAGRAM OF TRACK AND CONVERSION PHASES	14
FIGURE 2.16. A-ADC ARCHITECTURE	16
FIGURE 2.17. BLOCK DIAGRAM OF A-ADC	17
FIGURE 2.18. NON OVERLAPING SIGNAL GENERATOR	18

FIGURE 4.1. RESEARCH SCHEME ACTIVITIES	21
FIGURE 4.2. IDENTIFICATION OF ADC DESIGN	21
FIGURE 4.3. COMPARATOR CIRCUIT	22
FIGURE 4.4. DIFFERENTIAL AND LATCHED CIRCUITS SUBSTITUTE	23
FIGURE 4.5. BUFFER CIRCUIT	26
FIGURE 4.6. THE SWITCH CAPACITOR CIRCUIT	27
FIGURE 4.7. THE CAPACITOR CIRCUIT	28
FIGURE 4.8. NMOS SWITCH CAPACITOR	29
FIGURE 4.9. SHA CIRCUIT	30
FIGURE 4.10. BLOK DIAGRAM OF DIGITAL LOGIC	31
FIGURE 4.11. THE SERIES A-1 BIT ADC	32
FIGURE 4.12. A-8 BITS ADC CIRCUITRY	33
FIGURE 5.1. SIMULATION RESULTS OFFSET VOLTAGE	34
FIGURE 5.2. VOLTAGE SET POINT SIMULATION RESULT	35
FIGURE 5.3. DIFFERENTIAL COMPARATOR SIMULATAION RESULTS	36
FIGURE 5.4. SIMULATION RESULTS BUFFER COMPARATOR	37
FIGURE 5.6. SIMULATION RESULTS TIME DELAY COMPARATOR	37
FIGURE 5.7. SIGNAL SWITCHES CAPACITORS	38
FIGURE 5.8. SIGNAL SHA	39
FIGURE 5.9. DIGITAL SIGNAL LOGIC	40
FIGURE 5.10. SIMULATION RESULTS OF SERIES A-4 BITS ADC WITH VREF 1 V	41
FIGURE 5.11. SIMULATION RESULTS OF SERIES A-4BITS ADC WITH VREF 2,55 V	41
FIGURE 5.12. SIMULATION RESULTS OF SERIES A-8 BITS ADC (D0-D3)	42
FIGURE 5.13. SIMULATION RESULTS OF SERIES A-8 BITS ADC(D4-D7)	42
FIGURE 5.14. WITH $\pm 0,5\text{LSB}$ LSB DNL	43
FIGURE 5.15. WITH $\pm 0,5\text{LSB}$ LSB INL	43
APPENDIX	
APPENDIX A. RESEARCH INTERNSHIP IN Universite de Bourgogne	
APPENDIX B. SUBMITTED PAPER IN THEJurnal Internasional Hindawi VLSI	
APPENDIX C. ACCEPTED PAPER IN THE ICNMED CONFERENCE 2012 HONGKONG, 19-20 DECEMBER 2012	